

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
14 February 2002 (14.02.2002)

PCT

(10) International Publication Number
WO 02/13385 A1

(51) International Patent Classification?: **H03K 3/15,**
5/156

(SG). **JOE, Jurianto** [ID/SG]; The Centre of Wireless Communications, 20 Science Park Road, #02-34/37 Tele Tech Park, Singapore, Science Park II, Singapore 117674 (SG).

(21) International Application Number: **PCT/IB00/01164**

(22) International Filing Date: **4 August 2000 (04.08.2000)**

(74) Agents: **KAZI, Ilya et al.**; Mathys & Squire, 100 Grays Inn Road, London WC1X 8AL (GB).

(25) Filing Language: **English**

(26) Publication Language: **English**

(71) Applicant (for all designated States except US): **THE NATIONAL UNIVERSITY OF SINGAPORE** [SG/SG]; 10 Kent Ridge Crescent, Singapore 119260 (SG).

(81) Designated States (national): **AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.**


(72) Inventors; and

(75) Inventors/Applicants (for US only): **LYE, Kin, Mun** [SG/SG]; 335G Pasir Panjang Road, Singapore 118667



(84) Designated States (regional): **ARIPO** patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European

[Continued on next page]

(54) Title: **METHOD AND APPARATUS FOR A DIGITAL CLOCK MULTIPLICATION CIRCUIT**



(57) Abstract: A clock multiplication technique includes driving two oscillatory circuits by an input signal. One of the circuits has an inverted input. The oscillatory circuits are characterized by a transfer function having an unstable region bounded by two stable regions. Oscillations produced during operation of each of the circuits in the unstable regions are combined to produce a signal whose frequency is a multiple of the input frequency.



WO 02/13385 A1



patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *with international search report*

METHOD AND APPARATUS FOR A DIGITAL CLOCK MULTIPLICATION CIRCUIT

CROSS REFERENCE TO RELATED APPLICATIONS

5 This application is a continuation-in-part of U.S. Application No. 09/558,082, filed April 25, 2000 (attorney docket no. 19893-4.00US), and is herein incorporated by reference for all purposes.

BACKGROUND OF THE INVENTION

10 The present invention relates to digital circuits and more particularly to clock multiplication circuitry.

 A clock multiplication circuit outputs a clock frequency that is a result of an integer multiplication of the input clock frequency. Frequency multiplication has many uses. For example, frequency multiplication allows a microprocessor to carry out
15 instruction execution at different clock rates.

 In a conventional clock multiplication circuit, a phase locked loop is used. A phase locked loop typically comprises a phase detection circuit, an amplifier, and a voltage-controlled oscillatory. There has traditionally been reluctance to use phase
20 locked loops, partly because of the complexity of using discrete components to realize such circuits.

 Another method to realize a clock multiplication circuit is shown in U.S. Pat. No. 5,107,264. As can be seen in Fig. 2 of the patent, this circuit requires the use of $Q-1$ delay circuits to achieve an output whose frequency is a Q multiple of the input clock frequency. A total of $Q-1$ delayed versions of the low frequency input clock are passed
25 through an edge detector (36) which responds to the rising edge of a pulse by producing one high frequency pulse. Since there are Q numbers of low frequency clock with different delay passing through the edge detectors, then Q numbers of high frequency pulse are generated at different times. All these high frequency pulses are combined by an OR gate (40) to yield Q clock pulses in response to one low frequency clock at the
30 input.

 The number of delay circuits and edge detectors increases as the multiplication factor is increased. Furthermore, when the multiplication factor for the same input clock frequency is changed, besides having to add/remove the delay circuits

and edge detectors, the parameters of each delay circuit have to be re-tuned. This process is impractical when Q is large.

There is a need for an improved digital clock multiplication technique.

5

SUMMARY OF THE INVENTION

A method for frequency multiplication includes producing a first intermediate signal having $n/2$ oscillations during the first half of one cycle of the input signal and no oscillations during the second half of the cycle. A second signal having no oscillations during the first half cycle and $n/2$ oscillations during the second half cycle is
10 combined with the first signal to produce the multiplied signal.

In accordance with the invention, the first and second signal are produced by a circuit that is defined by a transfer function characterized by having an unstable operating region bounded by a first stable operating region and a second stable operating region. The circuit produces oscillatory output when its operating point is moved into the
15 unstable region. The circuit produces a non-oscillatory output when its operating point is placed into either of the first and second stable regions. The method further includes forcing the operating point into the unstable region to produce oscillatory output. The method further includes forcing the operating point into one of the stable regions in order to terminate oscillations.

20

The inventive circuit is advantageous in that its oscillations start and stop substantially instantaneously. There are no transients between the ON and OFF state of the oscillator. Another advantage is that the period of the first cycle of oscillation during an ON period is the same as the subsequent cycles in that ON period. There is no need for additional supporting circuit elements or special circuits for maintaining standby
25 levels in the capacitor. The circuit does not require any external free running oscillation. The circuit will generate its own oscillation when triggered by the enable signal. The circuit is inherently synchronized with the enable signal. By tuning the circuit parameter, without changing the circuit configuration, the duty cycle and the frequency of oscillation can be varied. The gated oscillation at the output of the circuit is not overlapping with the
30 enable signal and therefore no additional circuit is required to separate them.

BRIEF DESCRIPTION OF THE DRAWINGS

The teachings of the present invention can be readily understood by considering the following detailed description in conjunction with the accompanying drawings:

5 Figs. 1A – 1C show alternate circuit arrangements of a typical embodiment of the clock multiplication technique of the present invention;

Fig. 2 illustrates generally the transfer function of a circuit used in the gated oscillator of Fig. 1;

10 Fig. 3 illustrates schematically a circuit arrangement for forcing the operating point between stable and unstable regions;

Figs. 4 – 6 are examples of circuit configurations in accordance with the invention;

Fig. 7 illustrates measurements taken from a circuit constructed in accordance with the invention; and

15 Figs. 8A and 8B illustrate operation of the present invention.

DESCRIPTION OF THE SPECIFIC EMBODIMENTS

Referring to Figs. 1A and 1B, schematic block diagrams illustrate an embodiment of a clock multiplication circuit 100 in accordance with the present invention
20 includes an input terminal 102 for receiving a clock input signal of a first frequency. A conventional clock source 10 is shown providing the clock input signal. An output terminal 110 delivers an output signal of a second frequency that is higher than the first frequency.

Input terminal 102 feeds the clock input signal to a pair of gated oscillator
25 circuits 104, 106. Gated oscillator circuit 104 receives a non-inverted signal from input terminal 102. Gated oscillator circuit 106 includes an inverter circuit to invert the signal received at input terminal 102. As can be seen in Fig. 1B, input signal inversion for gated oscillator 106 can be provided by an inverter 112.

As will be discussed below, the gated oscillators are enabled by the input
30 signal. Gated oscillator 104 is enabled when the input signal level is HIGH. Conversely, because of its inverter circuit, gated oscillator 106 is enabled when the input signal level goes LOW. The gated oscillators both produce sequences of pulses.

Assuming that the desired frequency multiplication factor is n , gated oscillator 104 is adjusted to produce $n/2$ oscillations per half cycle of the input signal. In

other words, during the time that the input signal is HIGH, gated oscillator 104 produces $n/2$ pulses. Similarly, during the LOW cycle of the input signal, gated oscillator 106 produces $n/2$ pulses.

The output of each of the two gated oscillators feeds into a combining circuit 108. In one embodiment, combining circuit 108 comprises a two-input OR gate. In this embodiment, each output feeds into an input of the OR gate. In an alternate embodiment, the combining circuit is a conventional analog summing circuit. Here, the output of each gated oscillator 104, 106 feeds into an input of the summer.

The oscillations produced by the gated oscillators are combined by combining circuit 108 to produce an output having a frequency that is n times the input frequency. Thus, during the first half-period of the input signal, output 110 of clock multiplication circuit 100 comprises the $n/2$ oscillations from gated oscillator 104, the output of gated oscillator 106 being LOW during this period of time. During the second half-period of the input signal, output 110 comprises the $n/2$ oscillations from gated oscillator 106, the output of gated oscillator 104 being LOW during this period of time. The result is multiplication of the input clock frequency by a factor of n .

It is noted that in general, the multiplication factor can be readily changed to realize any multiplication factor $(m+n)$. As will become clear, gated oscillators 104 and 106 can be tuned differently such that gated oscillator 104 produces m oscillations when it is enabled and gated oscillator 106 produces n oscillations when it is enabled. When the input clock signal at terminal 102 is HIGH, gated oscillator 104 will produce m oscillations, while no oscillations come out of gated oscillator 106. When input clock signal is LOW, gated oscillator 106 will produce n oscillations, while no oscillations come out of gated oscillator 104. When the outputs of gated oscillators 104 and 106 are combined (summed) together using an analog summing circuit (or an OR gate) 108, the output 110 will contain $(m+n)$ clock pulses which is $(m+n)$ times the input clock frequency. In addition, this simple circuit allows not only *even* but also *odd* multiplication factors to be realized by appropriate selections of m and n .

Fig. 1C shows a typical use of multiplication circuit 100 in a digital system. Here, a clock signal at clock input terminal 102 having a first frequency is delivered to digital circuitry 134. The clock input also feeds into multiplier 100 to produce a second clock input 110 having a second frequency, which also feeds into digital circuitry 134.

Referring to Fig. 2, the gated oscillator circuits in accordance with the present invention exhibit a transfer function whose curve has a generally N-shaped appearance. For the purposes of the present invention, the "transfer function" of a circuit refers to the relationship between any two state variables of that circuit. For example, 5 electronic circuits are typically characterized by their I-V curves, the two state variables being current (I) and voltage (V). Such curves indicate how one state variable (e.g., current, I) changes as the other state variable (voltage, V) varies. As can be seen in Fig. 2, a transfer function curve 202 includes a portion which lies within a region 204, referred to herein as an "unstable" region. The unstable region is bounded on either side by 10 regions 206 and 208, each of which is herein referred to as the "stable" region. As can be seen in Fig. 2, portions of the transfer function curve 202 also lie in the stable regions.

A circuit in accordance with the invention has an associated "operating point" which is defined as its location on the transfer function 202. Fig. 2 shows three operating point positions, 210, 210', and 210". The nature of the output of the circuit 15 depends on the location of the operating point along the transfer function. If the operating point is positioned along the portion 214 of the transfer function that lies within region 204, the output of the circuit will exhibit an oscillatory behavior. Hence, the region 204 in which this portion of the transfer function is found is referred to as an unstable region. If the operating point is positioned along the portions 216, 218 of the transfer function 20 that lie within either of regions 206 and 208, the output of the circuit will exhibit a generally time-varying but otherwise non-oscillatory behavior. For this reason, regions 206 and 208 are referred to as stable regions.

Referring to Figs. 2 and 3, a general configuration for varying the operating point of a circuit is shown. The figure shows a circuit 302 having an input 25 defined by terminals 303 and 305. An inductive element 304 is coupled to terminal 305. A function generator 310 is coupled between the other end of inductive element 304 and terminal 303 of circuit 302, thus completing the circuit. In accordance with the invention, circuit 302 has a transfer function which appears N-shaped. Further in accordance with the invention, circuit 302 is characterized in that its operating point can be moved into and 30 out of the unstable region 204 depending on the level of the output V_s of function generator 310. This action controls the onset of oscillatory behavior, and cessation of such oscillatory behavior, at the output V_{out} of circuit 302. Forcing the operation point to be on a portion of the transfer function that lies in the unstable region 204 will result in

oscillatory behavior. Forcing the operating point to lie on the transfer function found in one of the stable regions 206, 208 will result in non-oscillatory behavior.

An example of a circuit that exhibits the N-shaped transfer function is an operation amplifier (op-amp) configured with a feedback resistor between the op-amp output and its non-inverting input. Fig. 4 shows such a circuit 400. An op-amp 402 includes a positive feedback path wherein the op-amp's output V_{out} feeds back to its non-inverting input via feedback resistor 408 having a resistance R_f . A portion of the output voltage of op-amp 402 is provided to its inverting input. Fig. 4 shows a voltage dividing circuit comprising resistors 404 and 406, having respectively resistances R_1 and R_2 , to supply a portion of the op-amp output back to its inverting input. Completing the circuit is an inductor 410 and function generator 310 coupled in series between the non-inverting input of op-amp 402 and ground. A typical off-the-shelf op-amp can be used, such as the commonly available LM-358 op-amp.

Another example of a circuit having an N-shaped transfer function is shown in Fig. 5. Here, circuit 500 comprises a tunnel diode 502 coupled to function generator 310 through inductive element 410. The output V_{out} is taken across resistor 504, which is coupled between the other end of diode 502 and ground.

The foregoing circuits can be expressed by the following generalized pair of coupled equations which describe a two-variable Van der Pol (VdP) oscillator:

20

$$L \frac{dy}{dt} = f(t) - x \quad (1)$$

$$\epsilon \frac{dx}{dt} = y - \Psi(x) \quad (2)$$

25 where x and y are the state variables of the VdP oscillator,

L and ϵ are parameters of the VdP oscillator,

$f(t)$ is a time varying forcing function that is controllable and can be used to move the operating point of the VdP oscillator, and

$\Psi(x)$ is a cubic function of variable x . $\Psi(x)$ is the key for establishing a

30 controllable VdP oscillator.

Equations (1) and (2) relate to the circuit of Fig. 4 by replacing variables x and y respectively with V and i to represent physical variables that are commonly used in a circuit design. Hence,

$$L \frac{di}{dt} = V_s - V \quad (3)$$

$$\lim_{C \rightarrow 0} C \frac{dV}{dt} = i - \Psi(V) \quad (4)$$

Parameter C in Eq. (4) represents a small parasitic capacitor 420 across the voltage V , shown in Fig. 4 by phantom lines. V_s is the time varying voltage source of function generator 310 which acts as forcing function. The operating point of circuit 400 is obtained by setting $\frac{dV}{dt} = 0$ and $\frac{di}{dt} = 0$. Equations (3) and (4) become $V = V_s$ and $i = \Psi(V)$, respectively. $i = \Psi(V)$ is the transfer function of the op amp with R_L , R_1 and R_2 combinations. Thus, with reference back to Fig. 2, it can be seen that transfer function curve 202 is defined by $i = \Psi(V)$.

The intersection between the line $V = V_s$ and the curve $i = \Psi(V)$ defines the operating point 210 of the circuit. A closer inspection of transfer function 202 defined by $i = \Psi(V)$ reveals that segments 216, 218 have positive slope ($di/dV > 0$) and segment 214 has a negative slope ($di/dV < 0$). When op-amp 402 (Fig. 4) is saturated, operating point 210 lies along one of the two positive sloped segments 216, 218. When op-amp 402 is operating linearly, the operating point lies along the negative sloped segment. When the operating point is on the negative sloped segment 214, oscillatory behavior will be observed at the output V_{out} of circuit 400. Hence the negative sloped segment is said to lie in unstable region 204 as is operating point 210. When the operating point 210' is on a positive sloped segment, a non-oscillatory output is observed. Hence the positive segments are said to lie in stable regions 206, 208.

The operating point 210 can be moved along the transfer function by changing the output V_s of function generator 310 as it is applied to the input of circuit 400. In particular, the operating point can be moved into unstable region 204 when an enable signal is provided by the function generator. Conversely, the operating point can be moved out of the unstable region and into one of the stable regions 206, 208 by the application of a disable signal. The resulting behavior of circuit 400 is that of a gated oscillator.

Fig. 6 shows yet another embodiment of the gated oscillator of the invention. As in the foregoing figures, a function generator 310 provide a variable voltage signal V_s . This signal feeds through inductor 410 into a first inverter 602. The

output of inverter 602 is coupled to a second inverter 604. The output of inverter 604 is taken across resistor 608 to provide output V_{out} . A feedback path from the output of inverter 604 to the input of inverter 602 is provided via resistor 606.

5 The gated oscillator circuits 104, 106 (also, oscillation circuits) of Figs. 1A and 1B preferably have the same design. The reason being a practical matter in that manufacture of such devices is simplified. However, it is within the scope of the invention that each gated oscillator circuit 104, 106 can have a design different from the other and still function in accordance with the invention.

Referring now to Fig. 7, an oscilloscope trace is shown, illustrating the
10 foregoing described behavior. Trace 1 is the output V_i of function generator 310 as applied to the input of circuit 400. A first portion of the trace constitutes the ENABLE signal. This is followed by a second portion which constitutes the DISABLE signal. Preferably, the function generator output is a digital waveform. For example, a typical digital waveform is a square wave such as shown in Fig. 7. It is noted that typically, the
15 digital waveform will be asymmetric along the time axis, since the periods of ON time and OFF time will depend on the nature of the particular application of the gated oscillator.

Trace 2 is the output voltage V_{out} of circuit 400. As can be seen, the circuit begins to oscillate when an enable signal is received. The oscillations continue for
20 the duration of the enable signal. It can be further seen that the first period T_1 of the first cycle has the same duration as each of the remaining cycles, T_2 . The pulse width can be varied by changing the circuit parameters R_f , R_1 , and R_2 or the op-amp DC bias V_{cc} . When the disable signal is received, the circuit stops oscillating instantaneously.

As an additional observation, the location of the operating point along the
25 transfer curve in the unstable region can also affect the period of oscillations of the output of circuit 400. The location of the operating point within the unstable region (and the stable regions for that matter) can be determined by adjusting the level of the forcing function. It can be seen, therefore, that different oscillation periods can be attained from circuit 400 by applying an enable signal of different levels. The gated oscillator in
30 accordance with the present invention can thus be made to produce different pulse widths by the use of a function generator in which the level of the enable signal can be controlled.

Since the forcing function in the present invention is a clock input (10, Fig. 1A), the levels of the forcing function will either be the LOW signal level or the HIGH signal level; the level of the LOW signal will not vary, the level of the HIGH signal will not vary. The oscillation period (and hence the multiplication factor) of each gated oscillator will be determined by adjusting its circuit parameters. As such, it can be seen that the multiplication circuit and technique of the present invention is advantageous in that its multiplication factor is quite easily changed. For example, the circuit of Fig. 4 permits period changes simply by adjusting the various resistive parameters.

However, it is noted that by appropriately attenuating or amplifying the clock signal level, the oscillation period will change. The method by which the oscillation period is varied will be dictated largely by the particular application.

Referring now to Figs. 8A and 8B, operation of the clock multiplication technique will now be discussed. Fig. 8A depicts circuit diagrams of each block shown in Fig. 1B. The inverter 812 and combining circuit 808 are realized using conventional op-amp circuit configurations. Combining circuit 808 is shown as an analog summing circuit. Gated oscillators 804, 806 can be realized using any combination of the circuits shown in Figs. 4 - 6. In this case, the circuit from Fig. 4 is used for both oscillators.

The clock input signal 802 from input clock 10 is shown in Trace 801 of Fig. 8B. Each clock cycle has a period T , and comprises a first half-period portion A and a second half-period portion B. The clock input feeds into gated oscillator 804. During clock portion A, when the clock is HIGH, gated oscillator 804 produces a sequence of oscillations at its output 820. In this case, the parameters of the circuit of gated oscillator 804 are adjusted to produce three oscillations. During clock portion B, when the clock is LOW, there will be no oscillations. This output behavior of gated oscillator 804 can be seen in Trace 803.

In accordance with the invention, clock input signal 802 is fed into inverter 812 whose output is delivered to gated oscillator 806. During clock portion A, when the clock is HIGH, the inverter output will be LOW, and there will be no oscillations at the output 830 of gated oscillator 806. -Conversely, during clock portion B, when the clock is LOW, the inverter output will be HIGH, and there will be oscillations at the output of gated oscillator 806. As with gated oscillator 804, the parameters of the circuit of gated oscillator 806 are adjusted to produce three oscillations. The output behavior of gated oscillator 806 can be seen in Trace 805.

Finally, output 820 and output 830 are combined by inverted summing circuit to give output 840 which is shown in Trace 807. To produce a non-inverted signal, an inverter circuit can be added after combining circuit 808. In this example, the input clock frequency has been multiplied by a factor of six. It can be seen, however, that by appropriate adjustment of the parameters of either or both of the gated oscillators a different multiplication factor is readily achieved. Moreover, it is not necessary that both gated oscillators produce the same oscillations. For example, a multiplication factor of six could also be achieved by adjusting gated oscillator 804 to produce four oscillations per half-cycle and adjusting gated oscillator 806 to produce two oscillations per half-cycle.

The invention described herein uses an unconventional method of controlling the operating point of a VdP oscillator to provide a significantly simplified digital circuit design to provide frequency multiplication. The inventive circuit accommodates different multiplication factors without the need for the addition/removal of components. A different multiplication factor can be obtained by tuning the components (e.g., R_6 , R_1 and R_2 of the gated oscillator) or op-amp DC bias or applying different level of enable signal by modifying the level of the clock signal.

The invention requires only that an enabling signal be provided to "force" the VdP oscillator to oscillate and a disabling signal to stop oscillations. These signals can be readily generated by any of a number of known circuit designs.

Another advantage is that the circuit generates its own oscillations when enabled by an enable signal. Consequently, this allows for significant reductions in power consumption in digital circuit applications. This is especially advantageous given the low power requirements of many of today's digital applications.

Yet another advantage, the circuit is inherently synchronized with the enable signal. By tuning the circuit parameter, without changing the circuit configuration, the duty cycle and the frequency of oscillation can be varied. The gated oscillation at the output of the circuit does not overlap with the enable signal and therefore no additional circuitry is required to separate the signals, thus realizing a simplification in the gated oscillator circuitry.

WHAT IS CLAIMED IS:

1 1. A method for frequency multiplication of an input signal having a
2 first signal level and a second signal level and a first frequency, comprising:
3 producing a first intermediate signal having m oscillations during the first
4 half of a first cycle of said input signal and no oscillations during the second half of said
5 first cycle, including feeding said input signal to an input of a first oscillation circuit;
6 producing a second intermediate signal having no oscillations during the
7 first half of said first cycle and having n oscillations during a second half cycle of said
8 first cycle, including inverting said input signal to produce an inverted signal and feeding
9 said inverted signal to an input of a second oscillation circuit; and
10 combining said first and second intermediate signals to produce an output
11 signal having a second frequency that is a multiple of said first frequency,
12 each said oscillation circuit having an operating point which varies
13 depending on the level of the signal at its input, each said oscillation circuit further having
14 a transfer function characterized by having an unstable operating region bounded by a
15 first stable operating region and a second stable operating region so that said circuit
16 produces oscillatory output when said operating point is varied into said unstable region
17 and said circuit has a non-oscillatory output when said operating point is varied into either
18 of said first and second stable regions.

1 2. The method of claim 1 wherein m is not equal to n .

1 3. The method of claim 1 wherein m is equal to n .

1 4. The method of claim 1 wherein $m + n$ is an odd number.

1 5. The method according to claim 1 wherein:

2 said operating point of said first oscillation circuit is forced into said
3 unstable region to produce at least one oscillation when said input signal is at said first
4 signal level, and said operating point is forced to vary into either one of said stable
5 operating regions in order to terminate said at least one oscillation when said input signal
6 is at said second signal level; and

7 said operating point of said second oscillation circuit is forced into said
8 unstable region to produce at least one oscillation when said inverted signal is at said first
9 signal level, and said operating point is forced to vary into either one of said stable

10 operating regions in order to terminate said at least one oscillation when said inverted
11 signal is at said second signal level.

1 6. The method of claim 1 wherein said combining includes feeding
2 said first and second intermediate signals into inputs of a summing circuit.

1 7. The method of claim 1 wherein said combining includes feeding
2 said first and second intermediate signals into inputs of an OR gate.

1 8. The method according to claim 1 wherein one of said oscillation
2 circuits includes an operational amplifier circuit with feedback, said one of said
3 oscillation circuits having a series input through an inductor, wherein said unstable
4 operating region is a negative resistance region, and wherein said operating point is
5 forced into said unstable region by a changing voltage applied to said inductor; and
6 wherein the other of said oscillation circuits includes an element having
7 negative impedance, said other oscillation circuit having a series input through an
8 inductor, wherein said unstable operating region is a negative impedance region, and
9 wherein said operating point is forced into said unstable region by a changing current
10 applied through said inductor.

1 9. The method according to claim 8 wherein said element is a tunnel
2 diode.

1 10. The method according to claim 1 wherein at least one of said
2 oscillation circuits includes an operational amplifier circuit with feedback, said at least
3 one of said oscillation circuits having a series input through an inductor, wherein said
4 unstable operating region is a negative resistance region, and wherein said operating point
5 is forced into said unstable region by a changing voltage applied to said inductor.

1 11. The method according to claim 1 wherein at least one of said
2 oscillation circuits includes an element having negative impedance, said at least one of
3 said oscillation circuits having a series input through an inductor, wherein said unstable
4 operating region is a negative impedance region, and wherein said operating point is
5 forced into said unstable region by a changing current applied through said inductor.

1 12. The method according to claim 11 wherein said element is a tunnel
2 diode.

1 13. A frequency multiplication circuit comprising:
2 a signal input terminal for receiving an input signal having a first
3 frequency, said input signal having a first signal level and a second signal level;
4 a first oscillation circuit having an input coupled to receive a signal from
5 said signal input terminal, and further having an output;
6 an inverter circuit having an input coupled to receive a signal from said
7 signal input terminal, and further having an output;
8 a second oscillation circuit having an input coupled to receive an inverted
9 signal from said output of said inverter circuit, and further having an output; and
10 a combining circuit having an input coupled to receive signals from said
11 outputs of said oscillation circuits, said combining circuit further having a signal output
12 terminal,
13 each said oscillation circuit configured so that its transfer function has an
14 unstable operating region bounded by a first stable operating region and by a second
15 stable operating region, said transfer function defining a set of operating points, said
16 operating points being dependent on the signal level at said oscillation circuit input,
17 each said oscillation circuit further configured to produce oscillatory
18 output when said operating point is varied into said unstable region, each said oscillation
19 circuit further adapted to produce a non-oscillatory output when said operating point is
20 varied into either of said first and second stable regions.

1 14. The circuit according to claim 13 wherein said operating point of
2 said first oscillation circuit is forced into said unstable region to produce at least one
3 oscillation upon receiving a signal that is at said first signal level, and said operating point
4 is forced to vary into either one of said stable operating regions in order to terminate said
5 at least one oscillation upon receiving a signal that is at said second signal level; and said
6 operating point of said second oscillation circuit is forced into said unstable region to
7 produce at least one oscillation upon receiving a signal that is at said first signal level, and
8 said operating point is forced to vary into either one of said stable operating regions in
9 order to terminate said at least one oscillation upon receiving a signal that is at said
10 second signal level.

1 15. The circuit according to claim 13 wherein said combining circuit is
2 a summing circuit.

1 16. The circuit according to claim 13 wherein said combining circuit is
2 an OR gate.

1 17. The circuit according to claim 13 wherein one of said first and said
2 second oscillation circuits includes a first negative impedance element, wherein said
3 unstable operating region is a first negative impedance region, and wherein said operating
4 point is forced into said unstable region by the signal level of a received signal; and
5 wherein the other of said first and said second oscillation circuits includes
6 a second negative impedance element, said oscillation circuit having a series input
7 through an inductor, wherein said unstable operating region is a negative impedance
8 region, and wherein said operating point is forced into said unstable region by a changing
9 current applied through said inductor.

1 18. The circuit according to claim 17 wherein said second negative
2 impedance element is a tunnel diode.

1 19. The circuit according to claim 18 wherein said oscillation circuits
2 each includes a negative impedance element, wherein said unstable operating region is a
3 negative impedance region, and wherein said operating point is forced into said unstable
4 region by the signal level of a received signal.

1 20. The circuit according to claim 18 wherein said oscillation circuits
2 each includes a negative impedance element, said oscillation circuits each having a series
3 input through an inductor, wherein said unstable operating region is a negative impedance
4 region, and wherein said operating point is forced into said unstable region by a changing
5 current applied through said inductor.

1 21. The circuit according to claim 20 wherein said element is a tunnel
2 diode.

1 22. A digital system comprising:
2 first digital circuitry; and

3 second digital circuitry operatively coupled to said first digital circuitry,
4 said second digital circuitry including a digital clock multiplier,
5 said digital clock multiplier comprising:
6 a clock input terminal for receiving a clock signal having a first frequency,
7 said clock signal having a first signal level and a second signal level;
8 a first oscillation circuit having an input coupled to receive a signal from
9 said clock input terminal, and further having an output;
10 an inverter circuit having an input coupled to receive a signal from said
11 clock input terminal, and further having an output;
12 a second oscillation circuit having an input coupled to receive an inverted
13 signal from said output of said inverter circuit, and further having an output; and
14 a combining circuit having an input coupled to receive signals from said
15 outputs of said oscillation circuits, said combining circuit further having a clock output
16 terminal,
17 each said oscillation circuit having a transfer function, said transfer
18 function having an unstable operating region bounded by a first stable operating region
19 and by a second stable operating region, said transfer function defining a set of operating
20 points of each said oscillation circuit, each said oscillation circuit adapted to produce
21 oscillatory output when said operating point is varied into said unstable region, each said
22 oscillation circuit further adapted to produce a non-oscillatory output when said operating
23 point is varied into either of said first and second stable regions.

1 23. The system of claim 22 wherein said operating point of said first
2 oscillation circuit is forced into said unstable region to produce at least one oscillation
3 upon receiving a signal that is at said first signal level, and said operating point is forced
4 to vary into either one of said stable operating regions in order to terminate said at least
5 one oscillation upon receiving a signal that is at said second signal level; and said
6 operating point of said second oscillation circuit is forced into said unstable region to
7 produce at least one oscillation upon receiving a signal that is at said first signal level, and
8 said operating point is forced to vary into either one of said stable operating regions in
9 order to terminate said at least one oscillation upon receiving a signal that is at said
10 second signal level.

1 24. The circuit according to claim 22 wherein said combining circuit is
2 an OR gate.

1 25. A method for frequency multiplication of an input signal by a
2 factor of $(m+n)$, comprising:
3 producing a first signal having m oscillations during the first half of a first
4 cycle of said input signal and no oscillations during the second half of said first cycle;
5 producing a second signal having no oscillations during the first half of
6 said first cycle and having n oscillations during a second half cycle of said first cycle; and
7 combining said first and second signals to produce a third signal that has a
8 frequency of $(m+n)$ times the frequency of said input signal.

1 26. The method of claim 25 wherein m is not equal to n .

1 27. The method of claim 25 wherein m is equal to n .

1 28. The method of claim 25 wherein $(m+n)$ is an odd number.

1/6




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2




FIG. 3

3/6




FIG. 4




FIG. 5

4/6




FIG. 6




FIG. 7




FIG. 8A

6/6




FIG. 8B

INTERNATIONAL SEARCH REPORT

Int. Application No
PCT/IB 00/01164A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H03K3/315 H03K5/156

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

INSPEC, WPI Data, EP0-Internal, PAJ, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 107 264 A (IBM) 21 April 1992 (1992-04-21) cited in the application column 4, line 36 -column 4, line 52	25
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 08, 30 June 1999 (1999-06-30) & JP 11 074766 A (SONY CORP), 16 March 1999 (1999-03-16) abstract	1, 13, 22, 25

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation of other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

7 November 2000

Date of mailing of the international search report

20/11/2000


Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Brown, J

INTERNATIONAL SEARCH REPORT

Intel  nal Application No
PCT/IB 00/01164

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>SEN ET AL: "Integration of GaAs/AlAs Resonant Tunneling Diodes..." GAAS IC SYMPOSIUM, 13 - 16 October 1987, pages 61-64, XP000040224 Portland, Oregon the whole document</p>	9,18,21

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 00/01164

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5107264	A	21-04-1992	DE 69126650 D	31-07-1997
			EP 0477582 A	01-04-1992
			JP 2783470 B	06-08-1998
			JP 4227122 A	17-08-1992
JP 11074766	A	16-03-1999	NONE	

THIS PAGE BLANK (USPTO)